CLAIMS

What is claimed is:

A dynamic programmable logic array (DPLA) comprising:

at least one logic plane; and

at least one reprogrammable evaluate module within the at least one logic plane, the at least one reprogrammable evaluate module including a first program input, a second program input, a storage element coupled to the first and second program inputs, an input pass transistor coupled to the output of storage element and an evaluate transistor coupled to the input pass transistor, wherein the storage element comprises at least one of SRAM cell, FLASH memory cell, fuse, anti-fuse, ferroelectric memory cell, EEPROM cell and EPROM cell.

- 2. The DPLA of claim 1 wherein the at least one programmable evaluate module includes the first program input, the second program input, and the storage element coupled to the first and second program inputs, and the input pass transistor, the input pass transistor including a gate, source and drain, wherein the gate is coupled to the output of the storage element and the source and the drain are coupled to a control input and a gate of the evaluate transistor.
- 3. The DPLA of claim 2 wherein the storage element comprises a multiple transistor register.

41/47

1

2

5

6

1779CIP

7
8
125
The state of the s
1:05
1,5
::
::==
4
;:2
,2
3
-=
4
4

1

2

2

1

2

3

6

4	The DPLA of cla				•
<i>7</i> .		2 11/h 2 11/h 2 11/h	n tha multipla	two mainton wo	andtar Mannenga
4		aitti 3 Wileteli	u ine munitime	Transision ie	OINTEL COMMUNICATION
		****** **********	u dio illuiupio	ti tilibibibiti i C	ETOLOT ACTITION

a program data pass transistor, which includes a gate source and drain, the source of the program data pass transistor is coupled to the first program input and the gate is coupled to the second program input;

a first inverter whose input is coupled to the drain of the program data pass transistor and whose output is coupled to the output of the storage element; and

a second inverter whose input is coupled to the output of the first inverter and whose output is coupled to the input of the first inverter, wherein the storage element is written by placing a desired value on the first program input and asserting the second program input.

- 5. The DPLA of claim 2 which includes an evaluate disable transistor which includes a gate, source and drain, the gate is coupled to the output of the storage element, the source is coupled to the gate of the evaluate transistor and the drain is coupled to the ground; and the output of the storage element turns on one of the input pass transistor or the evaluate disable transistor at any given time.
- Of 6. The DPLA of claim 2 in which the control input and one of the first and second program inputs are combined into one signal.
- 7. The DPLA of claim 5 in which the control input and one of the first and second program inputs are combined into one signal.
 - 8. A dynamic programmable logic array (DPLA) comprising:

1779CIP -10-

2	a first logic plane;
3	a first reprogrammable evaluate module within the first logic plane;
4	a second logic plane coupled to the first logic plane and for providing an
5	output; and
6	a second reprogrammable evaluate module within the second logic plane,
7	wherein the storage element of the first and second reprogrammable evaluate modules
8	comprises at least one of SRAM cell, FLASH memory cell, fuse, anti-fuse, ferroelectric
9	memory cell, EEPROM cell and EPROM cell.
	9. The DPLA of claim 8 in which each of the first and second reprogrammable
	evaluate modules includes a first program input, a second program input, a storage element
3 ⁴	coupled to the first and second program inputs, and an input pass transistor, the input pass
4	transistor including a gate source, and drain, wherein the gate is coupled to the output of the
5.00 10.00 1	storage element and the source and the drain are coupled to a control input and a gate of an
The state of the s	evaluate transistor.
1	10. The DPLA of claim 8 wherein the first logic plane comprises an AND logic
2	plane.
1	11. The DPLA of claim 8 wherein the second logic plane comprises an OR logic
2	plane.
1	12. The DPLA of claim 10 wherein the second logic plane comprises an OR logic

1779CIP -11-

1		13.	The DPLA of claim 9 wherein the storage element of the first and second
2	reprogr	ammab	ole evaluate modules comprises a multiple transistor register.
1		14.	A reprogrammable evaluate module for use in a logic array comprising:
2		a first j	program input;
3		a secon	nd program input;
4.9 		a stora	ge element coupled to the first and second program inputs;
		an inpu	ut pass transistor coupled to the output of storage element; and
And And the second seco		an eva	luate transistor coupled to the input pass transistor.
refs }			
[F]		15.	The module of claim 14 wherein the input pass transistor includes a gate,
1. 2	source	and dra	in, wherein the gate is coupled to the output of the storage element and the
31	source	and the	drain are coupled to a control input and the gate of the evaluate transistor.
1		16.	The module of claim 15 wherein the storage element comprises a multiple
2	transist	tor regis	ster.
1		17.	The module of claim 16 wherein the multiple transistor register comprises:
2		a prog	ram data pass transistor, which includes a gate, source and drain, the source of
3	the pro	gram d	ata pass transistor is coupled to the first program input and the gate is coupled to

-12-

1779CIP

the second program input;

plane.

2

1

2

5

7

9

10

a first inverter whose input is coupled to the drain of the program data pass transistor and whose output is coupled to the output of the storage element; and

a second inverter whose input is coupled to the output of the first inverter and whose output is coupled to the input of the first inverter, wherein the storage element is written by placing a desired value on one of the first and second program inputs and asserting a signal at the other of the first and second program inputs.

- 18. The module of claim 15 which includes an evaluate disable transistor which includes a gate, source and drain, the gate is coupled to the output of the storage element, the source is coupled to the gate of the evaluate transistor, and the drain is coupled to the ground; and the output of the storage element turns on one of the input pass transistor or the evaluate disable transistor at any given time.
- ⁹ 19. The module of claim 15 in which the control input and one of the first and second program inputs are combined into one signal.
- The module of claim 18 in which the control input and one of the first and second program inputs are combined into one signal.

1779CIP -13-